High Performance Computing

Synopsis of Technical and Programming Concepts

Claude TADONKI MINES Paris Tech – PSL Research University Paris - France





Universidade Federal de Rio de Janeiro(RJ - Brasil) – April 28, 2016

INTEL BROADVELL Intel® Xeon® Processor E5-2699 v4 Released in April 2016

• 22x2 = 44 cores		Hardware
• 2.2 Ghz/core	CPU Name:	Intel Xeon E5-2699 v4
• 3.6 GHz Boost	CPU Characteristics: CPU MHz:	Intel Turbo Boost Technology up to 3.60 GHz 2200
 Hyperthreading 	FPU:	Integrated
	CPU(s) enabled:	44 cores, 2 chips, 22 cores/chip, 2 threads/core
 256-bit vectors 	CPU(s) orderable:	1,2 chip
• 256 Gb RAM	Primary Cache: Secondary Cache:	32 KB I + 32 KB D on chip per core 256 KB I+D on chip per core
• 76.8 Gb/s	L3 Cache:	55 MB I+D on chip per chip
	Other Cache:	None
 500 Gb disk 	Memory:	256 GB (16 x 16 GB 2Rx4 PC4-2400T)
• 1.54 Tflops SP	Disk Subsystem: Other Hardware:	1 x SATA, 500 GB, 7200 RPM None
• 0.78 Tflops DP		

Tflops is 1000 000 000 (1 billion) floating point operations per seconds



NVIDIA DGX-1 \$129,000 US Released in April 2016



- NVDIA supercomputing solution
- 8 Tesla P100 GPUs (Pascal GPU based)
- Dual Intel Xheon processors (host)
- 170 Tflops FP16 peak perf
- 7 Tb of SSD Storage
- Aggregate bandwidth 768 Gb/s
- Perf throughput 250 x86 servers
- Pascal GPU: 3584 CUDA Cores; 1480 MHz; 16 GB RAM at 720 Gb/s 5thGen
- We should understand that GPU is specialized for specific tasks where it is likely to show up noticeable performances



NVIDIA DGX-1 Delivers 56X More Performance

CPU is dual socket Intel Xeon E5-2697 v3





N°1 SUPERCOMPUTER

Top500 - Nov 2015

TIANHE-2 (MILKYWAY-2)



- In China
- Intel Xheon E5
- 260, 000 nodes
- 3 million cores
- 54 PFlops peak
- 33 PFlops (61%) MPI:

MPICH2 with a customized GLEX channel



Performances Evolution



• We are moving toward ExaFlops (E = Exa = 10¹⁸)



TOP500

Top 5 sites - Top500 - Nov 2015

RANK	SITE	SYSTEM	CORES	RMAX (TFLOP/S)	RPEAK (TFLOP/S)	POWER (KW)
1	National Super Computer Center in Guangzhou China	Tianhe-2 (MilkyWay-2) - TH-IVB-FEP Cluster, Intel Xeon E5-2692 12C 2.200GHz, TH Express-2, Intel Xeon Phi 31S1P NUDT	3,120,000	33,862.7	54,902.4	17,808
2	DOE/SC/Oak Ridge National Laboratory United States	Titan - Cray XK7 , Opteron 6274 16C 2.200GHz, Cray Gemini interconnect, NVIDIA K20x Cray Inc.	560,640	17,590.0	27,112.5	8,209
3	DOE/NNSA/LLNL United States	Sequoia - BlueGene/Q, Power BQC 16C 1.60 GHz, Custom IBM	1,572,864	17,173.2	20,132.7	7,890
4	RIKEN Advanced Institute for Computational Science (AICS) Japan	K computer, SPARC64 VIIIfx 2.0GHz, Tofu interconnect Fujitsu	705,024	10,510.0	11,280.4	12,660
5	DOE/SC/Argonne National Laboratory United States	Mira - BlueGene/Q, Power BQC 16C 1.60GHz, Custom IBM	786,432	8,586.6	10,066.3	3,945



Peak Performance Evaluation

RANK	SITE	SYSTEM	CORES	RMAX (TFLOP/S)	RPEAK (TFLOP/S)	POWER (KW)
1	National Super Computer Center in Guangzhou China	Tianhe-2 (MilkyWay-2) - TH-IVB-FEP Cluster, Intel Xeon E5-2692 12C 2.200GHz, TH Express-2, Intel Xeon Phi 31S1P NUDT	3,120,000	33,862.7	54,902.4	17,808

Getting Tianhe-2 RPEAK:

- CPU-core frequency: 2.2 Ghz = 2.2 GFlops
- Considering the vector capability (256-bit wide 4 DP): 4 x 2.2 = 8.8 GFlops
- Given the CPU can do ADD and MUL in one cycle (FMA): 2 x 8.8 = 17.6 GFlops
- Finally the total number of cpu-cores: 3,120,000 x 17.6 Ghz = 54.912 PFlops

Clearly, we should exploit all levels of parallelism, if we need to harvest an acceptable fraction of the peak performance.



Peak vs Sustained

Not counted in peak performance:

- Memory accesses
- Interprocessor communications

Curie Fat performance (weak scaling)

ParisTech



How to Program a Supercomputer

- Message passing between nodes (MPI, ...) [1]
- Shared memory between cores (Pthreads, OpenMP, ...) [2]
- Vector computing inside a core (SSE, AVX, ...) [3]





Message Passing Programming

- This is the typical way to <u>execute across several independent compute nodes</u>
- The whole program is decomposed at runtime into several processes
- Processes exchange data among themselves using message passing routines
- The standard programming model is **SPMD** (Single Program Multiple Data)





Message Passing Programming

- MPI code is compiled with *mpicc -o myprogram myprogram.c*
- Our MPI program is launched with the command *mpirun myprogram np* 8
- The value passed through "-np" is the number of processes
- The number of processes can be higher or lower than the number of processors.
- The scalability of your MPI code will mainly depends on data exchanges overhead

```
$ mpiexec -n 8 hellow2
bc89: hello world from process 0 of 8
bc31: hello world from process 2 of 8
bc29: hello world from process 1 of 8
bc33: hello world from process 3 of 8
bc34: hello world from process 5 of 8
bc30: hello world from process 4 of 8
bc35: hello world from process 6 of 8
bc32: hello world from process 7 of 8
```

- Every MPI command starts with the prefix "MPI_"
- There several implementations and versions of MPI, but portability is preserved



Message Passing Programming

- MPI commands can be roughly grouped into three categories
 - Environment Management Routines
 - Communication Routines (point-to-point collective synchronization)
 - Group Communicator Management Routines





MPI_COMM_WORLD

Path of a message buffered at the receiving process

- From here you just need to delve into MPI documentation for details & specific needs





Although we can still use the message passing approach for multicore machines, it is important to know that there is a specific paradigm for this context.



HISTORICAL CONTEXT AND TREND



Historically:

Boost single-stream performance via more complex chips.

Now:

Deliver more cores per chip (+ GPU, NIC, SoC).

The free lunch is over for today's sequential apps and many concurrent apps. We need killer apps with lots of latent parallelism.

We observe a stagnation of the processor frequency (tends to decreases)

We need to keep following the trend of Moore's Law (transistors count)

- In order to scale up with processor speed, we need more cores per chip
- The number of cores per chip is increasing, but with complex memory system



PACKAGING & HIERARCHICAL MEMORY



The cores always <u>share the main memory</u> and there are different cache levels
Cache memories are distributed among the cores depending on the packaging
A given core might be able to get data from non-local unshared caches
Cache coherency is guarantee by the hardware and associated protocols



PACKAGING AND NUMA CONSIDERATION

Mem Mem Mem Mem Bus Interconnection UMA P P P P P

2-socket

4-socket (a)

8-socket



4-socket (b)



Yinan Li et al.



High Performance Computing Claude TADONKI – UFRJ – RJ – April 27, 2016

Shared Memory Architecture – NUMA





THREAD



In a program, an independent section or a routine can be executed as a thread.

- A multi-threaded program is a program that contains several concurrent threads.
- A thread can be seen as a lightweight process (memory is shared among threads).text
- A thread is a child of a (OS) process. Thus it uses the main resources of the process (shared between all running threads), while keeping its own
 - ✓ Stack pointer
 - ✓ Registers
 - ✓ Scheduling properties (policy ,priority)
 - ✓ Set of pending and blocked signals
 - ✓ Thread specific data.





A threaded program is built from a classical program by embedding the execution of some of its subroutines within the framework of associated threads.

- > Typical scenario to design a threaded program implies
 - calls to a specialized library (thread implementation)
 - programming directives for threads creation
 - appropriate compiler directives



There are several (incompatible) implementations of threads depending on the target architecture (vendors) or the operating system. This impacts on programs portability.

Two standard implementations of threads are: POSIX Threads and OpenMP.



OpenMP

Directives oriented compiler for multithreaded programming

PROGRAM HELLO !\$OMP PARALLEL PRINT *,"Hello World' **!\$ OMP END PARA STOP END**

#include <iostream> #include "omp.h" int main() { #pragma omp parallel std::cout << "Hello World\n"</pre> return 0;

OMP COMPILER DIRECTIVES

intel: ifort -openmp -o hi.x hello.f pgi: pgfortran -mp -o hi.x hello.f gnu: gfortran -fopenmp -o hi.x hello.f intel: icc -openmp -o hi.x hello.f pgi: pgcpp -mp -o hi.x hello.f gnu: g++ -fopenmp -o hi.x hello.f

ParisTech



Pthread

Pthread library contains hundred of routines that can be grouped into 4 categories:

Thread management: Routines to create, terminate, and manage the threads.
 Mutexes: Routines for synchronization (through a "*mutex*" ~ *mutual exclusion*).

Condition variables: Routines for communications between threads that share a mutex.

Synchronization: Routines for the management of read/write locks and barriers.



All identifiers of the Pthreads routines and data types are prefixed with « pthread_ » <u>Example:</u> pthread_create, thread_join, pthread_t, ...



Q

For portability, the pthread.h header file should be included in each source file

The generic compile command is « cc -lpthread » or « cc -pthread », cc = compiler



```
#include <pthread.h>
```

```
#include <stdio.h>
                                                              In main: creating thread 0
#define NUM THREADS
                         5
                                                              In main: creating thread 1
                                                              Hello World! It's me, thread #0!
void *PrintHello(void *threadid)
                                                              In main: creating thread 2
                                                              Hello World! It's me, thread #1!
   long tid;
                                                              Hello World! It's me, thread #2!
   tid = (long)threadid;
                                                              In main: creating thread 3
   printf("Hello World! It's me, thread #%ld!\n", tid);
                                                              In main: creating thread 4
   pthread exit(NULL);
                                                              Hello World! It's me, thread #3!
                                                              Hello World! It's me, thread #4!
int main (int argc, char *argv[])
   pthread t threads[NUM THREADS];
   int rc;
   long t;
   for(t=0; t<NUM THREADS; t++) {</pre>
      printf("In main: creating thread %ld\n", t);
      rc = pthread create(&threads[t], NULL, PrintHello, (void *)t);
      if (rc){
         printf("ERROR; return code from pthread create() is %d\n", rc);
         exit(-1);
   /* Last thing that main() should do */
   pthread exit(NULL);
```







- A SIMD machine simultaneously operates on tuples of atomic data (one instruction).
- SIMD is opposed to SCALAR (the traditional mechanism).
- SIMD is about exploiting parallelism in the data stream (DLP), while superscalar SISD is about exploiting parallelism in the instruction stream (ILP).
- **SIMD** is usually referred as **VECTOR COMPUTING**, since its basic unit is the *vector*.
- Vectors are represented in what is called packed data format stored into vector registers.
- On a given machine, the length/number of the vector registers are fixed
- SIMD can be implemented on using specific extensions **MMX**, **SSE**, **AVX**, ...





SIMD Implementation

SIMD: Continuous Evolution

1999	2000	2004	2006	2007	2008	2009	2010\11
SSE	SSE2	SSE3	SSSE3	SSE4.1	SSE4.2	AES-NI	AVX
70 instr Single- Precision Vectors Streaming operations	144 instr Double- precision Vectors 8/16/32 64/128-bit vector integer	13 instr Complex Data	32 instr Decode	47 instr Video Graphics building blocks Advanced vector instr	8 instr String/XML processing POP-Count CRC	7 instr Encryption and Decryption Key Generation	~100 new instr. ~300 legacy sse instr updated 256-bit vector 3 and 4- operand instructions



Then AVX2, MIC, ...

Vector instructions can be used from their <u>native form</u> or through <u>intrinsics</u>





511

MMX™

Vector size: 64bit Data types: 8, 16 and 32 bit integers VL: 2,4,8 For sample on the left: Xi, Yi 16 bit

integers

Intel[®] SSE Vector size: 128bit Data types: 8,16,32,64 bit integers 32 and 64bit floats VL: 2,4,8,16 Sample: Xi, Yi bit 32 int / float



High Performance Computing Claude TADONKI – UFRJ – RJ – April 27, 2016

MMX = MultiMedia eXtension
SSE = Streaming SIMD Extension
AVX = Advanced Vector Extensions
MIC = Many Integrated Core

Intel[®] AVX

Vector size: 256bit Data types: 32 and 64 bit floats VL: 4, 8, 16 Sample: Xi, Yi 32 bit int or float





- SSE = Streaming SIMD Extensions
- SEE programming can be done either through (inline) assembly or from a high-level language (C and C++) using intrinsics.
- The {x,e,p}mmintrin.h header file contains the declarations for the SSEx instructions intrinsics. xmmintrin.h -> SSE emmintrin.h -> SSE2 pmmintrin.h -> SSE3
- SSE instruction sets can be enabled or disabled. If disabled, SSE instructions will not be possible. It is ecommended to leave this BIOS feature enabled by default. In any case MMX (MultiMedia eXtensions) will still available.
- Compile your SSE code with "gcc -o vector vector.c -msse -msse2 -msse3"
- SSE intrinsics use types __m128 (float), __m128i (int, short, char), and __m128d (double)
- Variable of type __m128, __m128i, and __m128d (exclusive use) maps to the XMM[0-7] registers (128 bits), and automatically aligned on <u>16-byte boundaries</u>.
- Vector registers are xmm0, xmm1, ..., xmm7. Initially, they could only be used for single precision computation. Since SSE2, they can be used for any primitive data type.





SSE (Connecting vectors to scalar data)

> Vector variables can be connected to scalar variables (arrays) using one of the following ways

```
float a[N] __attribute__((aligned(16)));
__m128 *ptr = (__m128*)a;
```

prt[i] or *(ptr+i) represents the vector {a[4i], a[4i+1], a[4i+2], a[4i+3]}

float a[N] __attribute__((aligned(16)));

___m128 mm_a;

mm_a = _mm_load_pd(&a[4i]); // here we explicitly load data into the vector

```
mm_a represents the vector
{a[4i], a[4i+1], a[4i+2], a[4i+3]}
```

Using the above connections, we can now use SSE instruction to process our data. This can be done through

★ (inline) assembly

* intrinsics (interface to keep using high-level instructions to perform vector operations)





SSE (illustrations)

```
void scalar_sqrt(float *a){
    int i;
    for(i = 0; i < N; i++)
        a[i] = sqrt(a[i]);
}</pre>
```

Scalar version

```
void sse_sqrt(float *a){
    // We assume N % 4 == 0.
    int nb_iters = N / 4;
    __m128 *ptr = (__m128*)a;
    int i;
    for(i = 0; i < nb_iters; i++, ptr++, a += 4)
        _mm_store_ps(a, _mm_sqrt_ps(*ptr));
}</pre>
```

Vector version (SSE)

Tadonki@TADONKI-PC ~/vector \$./test Running time of the scalar code: 0.286017 Running time of the SSE code: 0.031001

10 times faster !!!!!!





Conclusion

HPC is making noticeable progresses, but we still need to skillfully use its elements and concepts in order to reach our performance expectations.

There is no free launch











Thanks for your attention



